

5

Application for United States Letters Patent

For

Modular Computer System and Method

By

**ERICH SELNA
LEESA NOUJEIM
BRIAN VERSTEGEN**

10

15

CERTIFICATE OF MAILING UNDER 37 C.F.R. § 1.10

EXPRESS MAIL NO.: EL 522494690 US

DATE OF DEPOSIT: May 1, 2001

I hereby certify that this paper or fee is being deposited with the United States Postal Service "EXPRESS MAIL POST OFFICE TO ADDRESSEE" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to: Box Patent Application, Assistant Commissioner for Patents, Washington, D.C. 20231.


Signature

20

25

30

MODULAR COMPUTER SYSTEM AND METHOD

BACKGROUND OF THE INVENTION

1. FIELD OF THE INVENTION

5 This invention relates generally to expanding the capabilities of a computer system, and, more particularly, to interfacing an external module with an internal bus of a computer system.

2. DESCRIPTION OF THE RELATED ART

10 Historically, computer systems are general purpose devices that may be modified to perform particular tasks or functions. Generally, computer systems include a motherboard mounted in a cabinet. The motherboard typically includes a number of connectors or slots in which special purpose printed circuit boards may be inserted. These special purpose printed circuit boards may be used to add to or enhance the functionality of the computer system.
15 For example, a conventional computer system may have its graphics capability enhanced by the addition of a graphics card. Similarly, the sound-producing capability of the computer system may be enhanced by the addition of a sound card.

One limitation on the ability to add to or enhance the functionality of the computer
20 system is the number of slots or connectors that are provided. For example, if a user desires to enhance both sound and graphics capability, but only a single slot or connector is available, then the user must select the more desirable function or alternate between the cards, as needed. Neither solution is particularly desirable.

25 In some computer systems, additional functionality is provided on the motherboard itself. That is, the motherboard may be designed with electrical leads or traces formed

therein to provide interconnectivity to a special-purpose circuit. The integrated circuits used to perform the functionality of the special-purpose circuit may only be included on select motherboards where the customer has ordered the special-purpose circuit. Typically, this approach is used so that a manufacturer may design a single motherboard that is used in a variety of computer systems to achieve economies of scale in manufacturing the motherboard. However, the real estate on the motherboard is "wasted" in those computer systems that do not use the special purpose circuit. For example, it may be desirable to have additional microprocessors to provide a high-end computer system capable of performing more intense processing in some applications. Thus, the motherboard may be designed to accept multiple microprocessors, but only a single microprocessor is actually placed in the motherboard unless the customer requests additional microprocessors. Thus, in those systems in which only a single microprocessor is installed, valuable motherboard real estate is unused and performing no useful work for the computer system.

Some prior devices have suggested adding or enhancing functionality through an external connection to the computer system. This solution suffers from a variety of mechanical and electrical challenges, such as providing secure and high-quality electrical connections, difficulty of assembly, electromagnetic interference, cooling, and the like. Additionally, for these external or secondary devices to operate efficiently, they need to have a high-speed connection to the computer system, such as through a peripheral component interface (PCI) bus, an industry standard architecture (ISA) bus, a proprietary bus, a system bus, or the like. Extending a high-speed bus external to the cabinet of the computer system can create substantial difficulties. For example, a high-speed bus is sensitive to the length of the traces used to form the bus. Extending the bus will, of course, change the length of the traces, creating the potential for reflections and other interference anomalies on the

extended bus. Further, timing difficulties may also arise from the extended distance that the signals must travel on the extended bus.

While minimizing the length of the high-speed bus extension is helpful in minimizing these electrical problems, it creates problems for physically connecting the components of the computer system to one another. For example, if the components to be interconnected are not physically aligned, a connection between the components may be impossible. If a connection can be physically accomplished, forces acting on the components due to misalignment may result in mechanical failure of one or more of the components, either immediately or at some future time. Such stress in these components can cause traces to crack and fail, solder joints to become loosened, and board-level devices to fail.

The present invention is directed to overcoming, or at least reducing the effects of, one or more of the problems set forth above.

SUMMARY OF THE INVENTION

In one aspect of the present invention, a method is provided capable of sharing electrical signals. The method includes transmitting a first electrical signal over a bus of a primary device disposed in a primary chassis and receiving the first electrical signal over a bus of an external device disposed in a secondary chassis. The method further includes transmitting a second electrical signal over the bus of the external device disposed in the secondary chassis; and receiving the second electrical signal over the bus of the primary device disposed in the primary chassis.

In another aspect of the present invention, a computer system includes a primary chassis and a secondary chassis. The computer system further includes a primary device having a bus for carrying electrical signals and an external device having a bus for carrying electrical signals. The primary device is disposed in a primary chassis and the external device is disposed in the secondary chassis. The external device is directly electrically interconnected with the primary device so that the electrical signals carried on the primary device bus are transmitted to the secondary bus and the electrical signals carried on the external device bus are transmitted to the primary device bus.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which the leftmost significant digit(s) in the reference numerals denote(s) the first figure in which the respective reference numerals appear, and in which:

Figure 1 is a block diagram of an embodiment according to the present invention;

Figure 2 is a stylized representation of a bridgeboard according to the present invention;

Figure 3 is a stylized representation of a motherboard used in conjunction with the present invention;

Figure 4 illustrates a datum structure for the motherboard shown in Figure 3;

Figure 5 is an exploded perspective view of a computer system according to the present invention;

Figure 6 is a perspective view of the computer system shown in Figure 5;

Figure 7 is a perspective view of the computer system shown in Figures 5 and 6;

Figures 8A and 8B illustrate representations of the motherboard and external device interconnections with the bridgeboard according to an embodiment of the present invention;

Figure 9 illustrates representations of the motherboard interconnection with the bridgeboard according to another embodiment of the present invention; and

Figure 10 illustrates representations of the motherboard interconnection with the bridgeboard according to a further embodiment of the present invention.

While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but, on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS

Illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.

Referring to Figure 1, a computer system according to the present invention includes a primary device, e.g., a motherboard 100, contained within a primary chassis 105 and at

least one external device 110 contained within a secondary chassis 115. Although only one external device 110 is shown in Figure 1 and described herein, the scope of the present invention includes the use of any number of external devices 110. The high-speed bus of the motherboard 100 and the high-speed bus of the external device 110 are directly interconnected by a bus 120, which carries high-speed transmissions between the motherboard 100 and the external device 110. Thus, electrical signals carried on the bus of the motherboard 100 are transmitted to the bus of the external device 110, and the electrical signals carried on the bus of the external device 110 are transmitted to the bus of the motherboard 100. The motherboard 100 and the external device 110 may, however, communicate at different speeds or at relatively the same speed.

Such high-speed communications are highly affected by distances over which the communications must travel. Longer electrical paths or traces result in slower transmission times; conversely, shorter electrical paths result in faster transmission times. Further, various external devices, such as the external device 110, typically do not operate according to the same protocol as motherboards, such as the motherboard 100. The present invention addresses these problems by providing a bus 120 that is short, so as to minimize impact to communication speed, and that has a bridge chip 125 to electrically bridge between various communication speeds, protocols, and other environments. Thus, the external device 110 can be any desired device, e.g., storage media, a sound processor, a graphics processor, etc. Further, the external device 110 may communicate at any speed, faster or slower, relative to the motherboard 100 and may communicate with any protocol. Thus, the bridge chip 125 is capable of receiving signals from bus of the primary device (e.g., motherboard 100) and repeating the signals over the bus of the external device 110. Further, the bridge chip 125 is capable of receiving signals from the bus of the external device 110 and repeating the signals over the bus of the primary device (e.g., motherboard 100). The bridge

chip 125 can receive the signals at a first transmission speed and retransmit them at a second transmission speed. Further, the bridge chip 125 can receive the signals under a first signal protocol and retransmit the signals under a second signal protocol. The bridge chip 125 creates a bridge between the environment of the motherboard 100 and the environment of the external device 110 without taxing performance of either the motherboard 100 or the external device 110.

Further, the primary chassis 105 and the secondary chassis 115 comprise aspects that minimize the possibility of electromagnetic waves from being radiated beyond the chassis 105, 115 from the electronic components therein. Such radiated waves can cause electromagnetic interference (EMI) in other devices. As it is possible for such electromagnetic waves to be radiated from the bus 120, one aspect of the present invention provides EMI shielding 130 for the bus 120.

The illustrated embodiment provides separate power supplies 135, 145 for providing power to each of the motherboard 100 and the external device 110, respectively. The illustrated embodiment further provides separate cooling devices 140, 150 for each of the primary chassis 105 and the secondary chassis 115, respectively. These cooling devices 140, 150 provide cooling to the motherboard 100 and the external device 110 and to other devices, if present, in the chassis 105, 115.

In one embodiment of the present invention, the motherboard 100 is connected to the external device 110 via a bridgeboard 200, which is shown in a stylized fashion in Figure 2. Generally, the bridgeboard 200 may be a conventional printed circuit board with various electrical/electronic components and connectors mounted thereon. The bridgeboard 200 has a connector 205 that is connectible to the motherboard 100 and a connector 210 that is

connectible to the external device 110. The connectors 205, 210 may be conventional edge connectors, or as discussed in more detail in conjunction with Figures 8A, 8B, 9, and 10 may include alignment mechanisms to facilitate positioning and coupling the bridgeboard 200 with the external device 110 and/or the motherboard 100. The bridgeboard 200 also comprises
5 electrical connections (not shown) from the connector 205 to the connector 210 through a bridge chip 215. The electrical connections may take the form of conventional tracings formed in a printed circuit board. While the present embodiment discloses the bridge chip 125, the functionality of the bridge chip 125 may be implemented in a plurality of chips in any suitable configuration. As presented previously, the bridge chip 215 creates a bridge
10 between the environment of the motherboard 100 and the environment of the external device 110 without taxing performance of either the motherboard 100 or the external device 110. The bridgeboard 200 further includes an electrically-conductive backplate 220 and an EMI-shielding gasket 225 to protect the components in the chassis from the elements and for containing EMI. The backplate 220 may be integrally formed with the bridgeboard 200 or
15 may be separately formed and attached thereto. Generally, the backplate 220 is formed from a metal layer, such as aluminum, copper, titanium, or the like. The bridgeboard 200 further comprises other elements, both electrical and mechanical, as required for efficient communication between the motherboard 100 and the external device 110.

20 As will be appreciated by one skilled in the art, it is desirable for the motherboard 100 and the external device 110 to be aligned such that, when they are interconnected with the bridgeboard 200, a minimum amount of stress is applied to the interconnections between the motherboard 100, the bridgeboard 200, and the external device 110. One aspect of the present invention addresses this situation by precisely locating the external device 110 with
25 respect to the motherboard 100 and by providing an adaptable connection between the bridgeboard 200 and the external device 110. It is within the scope of the present invention,

however, to provide an adaptable connection between either the motherboard 100 and the bridgeboard 200, between the bridgeboard 200 and the external device 110, or both.

Various industry standards (e.g., the multi-company WTX standard and the Intel®
5 ATX standard) specify a datum structure for placement of electronic and mechanical components within a chassis based upon a hole in the motherboard (known as the 0,0 hole) and a surface of the motherboard. Referring now to Figure 3, such a motherboard 300 is shown having a hole 305 and a top surface 310. In this example, all other components in the chassis are placed in reference to the hole 305 and the top surface 310 of the
10 motherboard 300. Figure 4 illustrates this datum structure. The top surface 310 of the motherboard 300 corresponds to datum plane A. A plane perpendicular to datum plane A and containing a centerline 400 of the hole 305 is datum plane B. A plane perpendicular to datum plane B and containing the centerline 400 of the hole 305 is datum plane C. Locating
15 other components within the chassis with respect to the datum planes A, B, and C fully describe the location and orientation of the other components in six degrees of freedom.

The present invention interconnects at least two electronic components in at least two chassis. Not only is it desirable for the two chassis (and thus the two electronic components) to have a fixed relationship between each other, but it is desirable for the two
20 chassis (and thus the two electronic components) to be in a particular relationship to one another, so that the motherboard 100 and external device 110 can physically be interconnected with the bridgeboard 200 and so that a minimum amount of stress is placed upon the bridgeboard 200 when it is interconnected with the motherboard 100 and the external device 110.

With this in mind, attention is drawn to Figure 5, which illustrates an embodiment of the present invention having a fixed-position motherboard 510, a rigid bridgeboard 200 that is positioned based upon the location of the motherboard 510, and an external device 700 (Figure 7) that is positioned based upon the location of the bridgeboard 200. A primary
5 chassis 500 has installed therein the motherboard 510 and corresponds to a populated chassis assembly. The primary chassis 500 has an opening 512 so that a connector 513 on the motherboard 510 is exposed. The motherboard 510 has a datum hole 515, which corresponds to the 0,0 hole of the specifications referenced above. The motherboard 510 is located at a known location within the primary chassis 500. The motherboard 510
10 specifically has a known positional relationship to a side wall 520 and a lower wall 525 of the primary chassis 500. In the illustrated embodiment, the datum hole 515 is mimicked or replicated in the side wall 520 of the primary chassis 500 as hole 530. Thus, the hole 530 has a known relationship with respect to the side wall 520 and the lower wall 525.

15 A secondary chassis 505 has an opening 535 formed in a lower wall 550. The secondary chassis 505 also has a pin 545 extending from the side wall 540 in a location corresponding to the hole 530. In other words, the pin 545 is the same distance from the lower wall 550 as the hole 530 is from the lower wall 525. Further, the pin 545 is the same distance from an end wall 555 as the hole 530 is from an end wall 560. Thus, the pin 545 is
20 in a location that is a mirror image to that of the hole 530. The diameter of the hole 530 is slightly larger than the diameter of the pin 545 such that the pin 545 has a close, sliding fit into the hole 530.

With the pin 545 inserted into the hole 530, and with the side wall 540 against the
25 side wall 520, the secondary chassis 505 is located with respect to the primary chassis 500 in five of the six degrees of freedom: the secondary chassis 505 can rotate about a

centerline through the pin 545 and the hole 530. To constrain this final degree of freedom, a slot 565 is provided in the side wall 520 of the primary chassis 500. A major axis 570 of the slot 565 is aligned such that, when extended, it passes through the center of the hole 530. A pin 575 is provided in the side wall 540 of the secondary chassis 505, such that when the pin 545 is inserted into the hole 530 and the side wall 540 is adjacent the side wall 520, the pin 575 can inserted into the slot 565, resulting in the primary chassis 500 being generally aligned with the secondary chassis 505. The minor dimension of the slot (perpendicular to the major axis 570) is only slightly larger than the diameter of the pin 575 such that the pin has a close, sliding fit into the slot 565. The pin 575 can, in an alternate embodiment, be a fastener so that, when installed, the side wall 540 is held against the side wall 520. In the illustrated embodiment, the slot 565 is elongated, rather than round, to accommodate tolerance buildups in the manufacturing process. Holes 580 (only one labeled) in the side wall 520 of the primary chassis 500 and holes 585 (only one labeled) in the side wall 540 of the secondary chassis 505 are provided so that fasteners (not shown) can be inserted therethrough for attaching the primary chassis 500 to the secondary chassis 505. Thus, the secondary chassis 505 is located in a predetermined relationship to the motherboard 510.

With the primary chassis 500 attached to the secondary chassis 505, as discussed above and illustrated in Figure 6, the openings 512 and 535 (shown in Figure 5) are generally aligned to form an opening 600 into the chassis 500 and 505. The connector 513 of the motherboard 510 (Figure 5) is exposed. The bridgeboard 200 can now be installed onto the connector 513, which defines the location of the bridgeboard 200. The bridgeboard 200 is provided with oversized holes 605 (only one labeled) so that the bridgeboard can be attached to the lower wall 525 of the primary chassis 500 and the lower wall 550 of the secondary chassis 505 via fasteners (not shown) through holes 610 (only one labeled) in the lower wall 525 and the lower wall 550. The holes 605 are oversized so that the bridgeboard

200 can be installed under a minimum installation stress. In other words, the bridgeboard 200 can be installed so that the connector 205 (Figure 2) on the bridgeboard 200 can be connected with the connector 513 (Figure 5) on the motherboard 510 without creating unacceptable stress in either the motherboard 510 or the bridgeboard 200. The bridgeboard 200 can be attached to the primary and secondary chassis 500 and 505 by any desired way suitable for the application, such as with screws, nuts and bolts, rivets, push-through connectors, and the like. With the bridgeboard 200 thus installed, the primary and secondary chassis 500 and 505, in combination with the backplate 220 (Figure 2) and the EMI-shielding gasket 225 (Figure 2) of the bridgeboard 200, provide a barrier against emissions of electromagnetic waves from the computer system.

Turning now to Figure 7, the external device 700 can now be installed into an interior portion of the secondary chassis 505 and interconnected with the bridgeboard 200. As it is being installed, the external device 700 is guided along rails 702 on the inside of the secondary chassis 505. The rails 702 are positioned with respect to the side wall 540 of the secondary chassis 505, which sets a spacing from the connector 820 (Figure 8) on the external device to the connector 210 (Figures 2, 8) on the bridgeboard 200 when the connectors 820, 210 are connected. The external device 700 is not precisely located by the rails 702 but rather is allowed to "float" to a degree between the rails 702. For example, the distance between adjacent rails 702 may be greater than the thickness of the external device 700, thereby allowing the external device 700 to move from side-to-side between adjacent rails 702. In other words, adjacent rails 702 do not firmly or rigidly hold the external device 700 but rather guide its location within a fixed dimension. Now with attention to Figure 8A, as a leading edge 705 of the external device 700 nears the connector 210, a locating pin 800 on the connector 210 enters a corresponding opening 810 in a locating block 820 attached to the external device 700. The pin 800 has a chamfered portion 830 to assist in guiding the

pin 800 into the opening 810. Thus, as the locating pin 800 enters the opening 810 (Figure 8B), the external device 700 is located with respect to the connector 210, and the external device 700 can be interconnected with the bridgeboard 200 with little remaining stress on the bridgeboard 200 or the external device 700. The external device 700 can now be rigidly
5 affixed to the secondary chassis 505.

In one embodiment of the present invention, a method of datum sharing is provided including determining a position and orientation of the motherboard 300, 510 and defining at least one datum feature in the primary chassis 500 describing the position and orientation of
10 the motherboard 300, 510. In one embodiment, the position and orientation of the motherboard 300, 510 is determined by determining the first plane A (Figure 4) corresponding to the surface 310 of the motherboard 300, 510, a second plane B (Figure 4) perpendicular to the surface 310 of the motherboard 300, 510 having a center of the hole 310, 515 in the motherboard 300 thereon, and a third plane C (Figure 4) perpendicular to the
15 second plane B and having the center of the hole 310, 515 in the motherboard 300 thereon. In one embodiment, defining at least one datum feature in the primary chassis 500 further comprises defining a wall 520 in the primary chassis 500 parallel to the first plane A, defining a hole 530 in the wall 520 having a center corresponding the center of the hole 305, 515 in the motherboard, and defining a slot 565 in the wall 520, wherein a major axis 570 of the slot
20 565 lies on the second plane B. The method further comprises defining at least one datum feature in the secondary chassis 505 corresponding to the at least one datum feature in the primary chassis 500. In one embodiment, defining at least one datum feature in the secondary chassis 505 further comprises defining a wall 540 in the secondary chassis 505 parallel to the wall 520 of the primary chassis, defining a pin 545 extending outwardly from
25 the wall 540 corresponding to the hole 530 in the wall 520 of the primary chassis 500, and

defining a pin 575 extending outwardly from the wall 540 corresponding to the slot 565 in the wall 520 of the primary chassis 500. Alternatively, the pin 575 may be a fastener.

In another embodiment, a method for datum sharing is provided including defining the datum structure for the motherboard 510 and transferring the datum structure to the primary chassis 500 to define a relationship between a location and orientation of the motherboard 510 and a location and orientation of the primary chassis 500. Further, the method includes transferring the datum structure to the secondary chassis 505 to define a relationship between the location and orientation of the primary chassis 500 and the location and orientation of the secondary chassis 505. In one embodiment, the method further comprises locating an external device 700 in the secondary chassis 505 based upon the datum structure transferred to the secondary chassis 505.

Figure 9 illustrates an embodiment of the present invention in which a main portion 900 of a device (corresponding to either a motherboard or an external device) is in a fixed relationship to the chassis 905 via one or more standoffs 910 (one shown) attached to a side wall 915 of the chassis 905. Further, the bridgeboard 920 is in a fixed relationship to the chassis 905 and is attached via standoffs 922 (one shown) to the backplate 923. The main portion 900 is electrically interconnected via a flexible circuit 925, containing electrical conductors for each of the lines to be connected, to an electrical connector 930. The electrical connector 930 can be a conventional edge connector or any other type of connector suitable for the application. Attached to the electrical connector 930 is a guide block 935 that may be made of any suitable material, e.g., Teflon™, Delrin™, or the like. The guide block 935 has a recess 940 therethrough that is adapted to slidably receive a guide pin 945, which is affixed to the side wall 915 of the chassis 905. Thus, in this embodiment, the connector 930 and the guide block 935 are capable of moving as indicated

by double-headed arrow 950. Accordingly, the connector 930 and the guide block 935 move, as indicated by the double-headed arrow 950, to seek the lowest-stress condition as the connector 930 is interconnected with the connector 955. Further, in this embodiment, a gasket 960 is provided for sealing from the elements and for EMI containment.

5

In the embodiment illustrated in Figure 10, a device 1000 (corresponding to either a motherboard or an external device) is in a fixed relationship with the chassis 1005 via a standoff 1010 that is attached to a side wall 1015 of the chassis 1005. A main portion 1020 of the bridgeboard 1025, as well as a backplate 1030 attached to the bridgeboard 1025, is in a fixed relationship to the chassis 1005. The main portion 1020 is electrically attached to a connector 1035 via a flexible circuit 1040, containing electrical conductors for each of the lines to be connected, and a connector board 1045. The connector 1035 is physically attached to the connector board 1045, as is a guide block 1050 that may be made of any suitable material, e.g., Teflon™, Delrin™, or the like. The guide block 1050 has a recess 1055 therethrough that is adapted to receive a guide pin 1060, which is attached to a wall 1065 of the backplate 1030. The guide pin 1060 thus guides the guide block 1050, the connector board 1045, and the connector 1035 in a direction corresponding to the double-headed arrow 1070. Thus, the guide block 1050, the connector board 1045, and the connector 1035 move in a direction corresponding to the double-headed arrow 1070 to seek the lowest stress condition as a connector portion 1075 of the device 1015 is mated with the connector 1035. Further, in this embodiment, a gasket 1080 is provided for sealing from the elements and for EMI containment. The illustrated embodiment also provides a stop block 1085 to provide support for the connector plate 1045.

The scope of the present invention includes any of the embodiments illustrated in Figures 8A, 8B, 9, and 10 used in any combination on either or both of the primary device or motherboard and the external device.

5 Referring again to Figures 5-8B, the computer system according to the illustrated embodiment is assembled by first attaching the motherboard 510 to an interior portion of the primary chassis 500. The primary chassis 500 is positioned such that the side wall 520 is facing up and the secondary chassis 505 is placed onto the primary chassis 500 such that the pin 545 enters the hole 530 and the pin 575 enters the slot 565. Thus, the secondary
10 chassis 505 is generally aligned with the primary chassis and the openings 512 and 535 are generally aligned. Fasteners (not shown) are installed through the holes 580 and 585 (only one of each labeled) to hold the two chassis 500 and 505 together. The bridgeboard 200 is installed such that the connector 205 is mated with the motherboard connector 513 and the bridgeboard 200 is attached to the primary chassis 500 and the secondary chassis 505. The
15 bridgeboard 200 is attached to at least one of the primary chassis 500 and the secondary chassis 505 to position the bridgeboard 200 and to shield the openings 512 and 535 to inhibit electromagnetic waves from escaping from the interior portion of the primary chassis 500 and the secondary chassis 505. The assembly is then rotated such that the bridgeboard 200 is on the bottom and the external device 700 is installed. The external device 700 is
20 guided along the rails 702 and is located with respect to the connector 210 on the bridgeboard 200 by the locating pin 800 and the opening 810. As the external device 700 is located, it is both physically and electrically interconnected with the connector 210 on the bridgeboard 200. The external device 700 can now be rigidly affixed to the secondary chassis 505. Thus, when the secondary chassis 505 is attached to the primary chassis 500
25 and the external device 700 is installed, the external device 700 is located in a

predetermined relationship to the motherboard 510 and in a predetermined volume in the interior portion of the secondary chassis 505.

In the embodiments illustrated in Figures 9 and 10, the primary chassis 500 and the
5 secondary chassis 505 (Figure 5) may be attached to one another and populated in any
desired order, as the interconnection between the bridgeboard 920, 1025 and the device
900, 1000 is made via the flexible circuit 925, 1040. In one embodiment, the secondary
chassis 505 is attached to the primary chassis 500 (Figure 5). Referring in particular to
Figure 9, the main portion 900 of the device is attached to the interior portion of the side wall
10 915 of the chassis 905. The position of the electrical connector 930 is adjusted to generally
align the electrical connector 930 and the electrical connector 955 before electrical
connector 930 and the electrical connector 955 are connected. In the illustrated
embodiment, the main portion 900 and connector 930 can be that of the motherboard 510
(Figure 5) or the external device 700 (Figure 7). Referring now to Figure 10, the device 1000
15 is attached to the interior portion of the side wall 1015 of the chassis 1005. The position of
the electrical connector 1035 is adjusted to generally align the connector 1075 with the
connector 1035 before electrical connector 1075 and the electrical connector 1035 are
connected. In the illustrated embodiment, the connector 1035 can be the connector 205 or
the connector 210 on the bridgeboard 200 (Figure 2) that mates with the connector 513 of
20 the motherboard 510 (Figure 5) or the connector 820 of the external device 700 (Figure 8).

The present invention further encompasses an apparatus having means for
performing certain embodiments of the method of the invention described herein and their
equivalents.

The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. In particular, every range of values (of the form, "from about a to about b ," or, equivalently, "from approximately a to b ," or, equivalently, "from approximately a - b ") disclosed herein is to be understood as referring to the **power set** (the set of **all** subsets) of the respective range of values, in the sense of Georg Cantor. Accordingly, the protection sought herein is as set forth in the claims below.